

What is claimed is:

1. A delay locked loop (DLL) in a semiconductor device, comprising:

5        an clock buffer receiving an external clock signal and an inverted clock signal and outputting first and second internal clock signals to be used in the DLL circuit; and

      a variable clock divider receiving the second internal signal from the clock buffer and variably dividing the second  
10    internal clock signal to have a predetermined pulse width according to a control signal based on a column address strobe (CAS) latency, which is set according to a frequency of the external clock signal, wherein the control signal is initially set to have a first logic level and is enabled to a second  
15    logic level when the CAS latency corresponds to a predetermined frequency.

2. The DLL as recited in claim 1, further comprising:

      a plurality of delay lines, each delay line having a  
20    plurality of unit delay;

      a phase comparator comparing a phase between a reference clock signal generated from the variable clock divider and a feedback signal;

      a shift controller for generating a shift right signal or  
25    a shift left signal according to a comparison signal outputted from the phase comparator;

      a shift register for adjusting amount of delay of the

delay lines in response to the shift right signal or the shift left signal; and

a delay model generating a feedback signal by compensating a time difference between the external clock signal and the internal clock difference.

3. The DLL as recited in claim 1, wherein the variable clock divider includes:

a first divider for generating a first divided signal having a first pulse width and a first period by receiving the second internal clock signal;

a second divider for generating a second divided signal having the first pulse width and a second period and a third divided signal having a second pulse width and the second period by receiving the first divided signal;

a selector for selectively outputting the second divided signal and the third divided signal in response to the control signal;

a third clock divider for generating a fourth divided clock signal having the first pulse width and a third period or a fifth divided clock signal having the second pulse width and the third period as a reference clock signal by receiving the second divided signal and the third divided signal; and

an output driver outputting an inverted reference clock signal into the delay lines.

4. The DLL as recited in claim 3, wherein the first

divider includes:

a 1<sup>st</sup> NAND gate performing a NAND operation by receiving the second internal clock signal;

5 a 2<sup>nd</sup> NAND gate performing a NAND operation by receiving the second internal clock signal;

a 1<sup>st</sup> inverter inverting the second internal clock signal;

a 3<sup>rd</sup> NAND gate performing a NAND operation by receiving an output signal of the 2<sup>nd</sup> NAND gate;

10 a 4<sup>th</sup> NAND gate, which is cross-coupled with the 3<sup>rd</sup> NAND gate, outputting the first divided signal by performing a NAND operation for an output signal of the 1<sup>st</sup> NAND gate;

a 5<sup>th</sup> NAND gate performing a NAND operation by receiving output signals of the 3<sup>rd</sup> NAND gate and the 1<sup>st</sup> inverter;

15 a 6<sup>th</sup> NAND gate performing a NAND operation by receiving output signals of the 4<sup>th</sup> NAND gate and the 1<sup>st</sup> inverter;

a 7<sup>th</sup> NAND gate performing a NAND operation by receiving an output signal of the 6<sup>th</sup> NAND gate and outputting an output signal to the 2<sup>nd</sup> NAND gate; and

20 a 8<sup>th</sup> NAND gate, which is cross-coupled with the 7<sup>th</sup> NAND gate, performing a NAND operation by receiving an output signal of the 5<sup>th</sup> NAND gate and outputting an output signal to the 1<sup>st</sup> NAND gate.

25 5. The DLL as recited in claim 3, wherein the second divider includes:

a 9<sup>th</sup> NAND gate for performing a NAND operation by

receiving the first divided signal;

a 10<sup>th</sup> NAND gate for performing a NAND operation by receiving the first divided signal;

a 2<sup>nd</sup> inverter inverting the first divided signal;

5 a 11<sup>th</sup> NAND gate performing a NAND operation by receiving an output signal of the 10<sup>th</sup> NAND gate;

a 12<sup>th</sup> NAND gate, which is cross-coupled with the 11<sup>th</sup> NAND gate, outputting the second divided signal by performing a NAND operation for an output signal of the 9<sup>th</sup> NAND gate;

10 a 13<sup>th</sup> NAND gate performing a NAND operation by receiving output signals of the 11<sup>th</sup> NAND gate and the 2<sup>nd</sup> inverter;

a 14<sup>th</sup> NAND gate performing a NAND operation by receiving output signals of the 12<sup>th</sup> NAND gate and the 2<sup>nd</sup> inverter;

15 a 15<sup>th</sup> NAND gate performing a NAND operation by receiving an output signal of the 14<sup>th</sup> NAND gate and outputting an output signal to the 10<sup>th</sup> NAND gate; and

a 16<sup>th</sup> NAND gate, which is cross-coupled with the 15<sup>th</sup> NAND gate, performing a NAND operation by receiving an output signal of the 13<sup>th</sup> NAND gate and outputting an output signal  
20 to the 9<sup>th</sup> NAND gate.

6. The DLL circuit as recited in claim 3, wherein the selector includes:

25 a first pass gate for passing the second divided signal to the second clock divider when the control signal is the first logic level, and for breaking the second divided signal when the control signal is the second logic level; and

a second pass gate for passing the third divided signal to the second clock divider when the control signal is the second logic level, and for breaking the second divided signal when the control signal is the first logic level.

5

7. The DLL circuit as recited in claim 3, wherein the third divider includes:

a 17<sup>th</sup> NAND gate for performing a NAND operation by receiving an output signal of the selector;

10 a 18<sup>th</sup> NAND gate for performing a NAND operation by receiving the output signal of the selector;

a 3<sup>rd</sup> inverter inverting the output signal of the selector;

15 a 19<sup>th</sup> NAND gate performing a NAND operation by receiving an output signal of the 18<sup>th</sup> NAND gate;

a 20<sup>th</sup> NAND gate, which is cross-coupled with the 19<sup>th</sup> NAND gate, performing a NAND operation for an output signal of the 17<sup>th</sup> NAND gate;

20 a 21<sup>st</sup> NAND gate performing a NAND operation by receiving output signals of the 19<sup>th</sup> NAND gate and the 3<sup>rd</sup> inverter;

a 22<sup>nd</sup> NAND gate performing a NAND operation by receiving output signals of the 20<sup>th</sup> NAND gate and the 3<sup>rd</sup> inverter and outputting a reference signal;

25 a 23<sup>rd</sup> NAND gate performing a NAND operation by receiving an output signal of the 22<sup>nd</sup> NAND gate and outputting an output signal to the 18<sup>th</sup> NAND gate; and

a 24<sup>th</sup> NAND gate, which is cross-coupled with the 23<sup>rd</sup>

NAND gate, performing a NAND operation by receiving an output signal of the 21<sup>st</sup> NAND gate and outputting an output signal to the 17<sup>th</sup> NAND gate.